This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

DLACK DUKDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
D BLURRED OR ILLEGIBLE TEXT OR DRAWING
SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FIL	ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/587,529	06/01/2000		Yuji Kojima	FUJI 17.379	9500
26304	7590	09/08/2004		EXAMINER	
		ZAVIS ROSENI	NGUYEN, QUANG N		
575 MADIS NEW YORK		DE D22-2585		ART UNIT	PAPER NUMBER
				2141	

DATE MAILED: 09/08/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

`			11 1 X 1
	Application No.	Applicant(s)	
	09/587,529	KOJIMA ET AL.	
Office Action Summary	Examiner	Art Unit	
	Quang N. Nguyen	2141	***
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet with the	e correspondence add	lress
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu - Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, however, may a reply be ply within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS fr tte, cause the application to become ABANDO	e timely filed days will be considered timely, om the mailing date of this con NED (35 U.S.C. § 133).	
1) Responsive to communication(s) filed on 14	<u> June 2004</u> .		
2a) ☐ This action is FINAL . 2b) ☑ T	This action is non-final.		
Since this application is in condition for allow closed in accordance with the practice unde Disposition of Claims			e merits is
4)⊠ Claim(s) <u>1-12</u> is/are pending in the application	nn		
4a) Of the above claim(s) is/are withdr			
5) Claim(s) is/are allowed.	awii iioiii consideration.		
6)⊠ Claim(s) <u>1-12</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and	or election requirement		
Application Papers	roi ciconon requirement.		
9)☐ The specification is objected to by the Examin	ner.		
10)⊠ The drawing(s) filed on 01 June 2000 is/are: a	a)⊠ accepted or b)⊡ objected to b	y the Examiner.	
Applicant may not request that any objection to t	the drawing(s) be held in abeyance.	See 37 CFR 1.85(a).	
11) The proposed drawing correction filed on	is: a)□ approved b)□ disap	proved by the Examine	er.
If approved, corrected drawings are required in r	reply to this Office action.		
12) The oath or declaration is objected to by the E	Examiner.		
Priority under 35 U.S.C. §§ 119 and 120			
13) Acknowledgment is made of a claim for foreign	gn priority under 35 U.S.C. § 119	9(a)-(d) or (f).	
a)⊠ All b)□ Some * c)□ None of:			
1. Certified copies of the priority document	nts have been received.		
2. Certified copies of the priority document	nts have been received in Applic	ation No	
 Copies of the certified copies of the pri application from the International E See the attached detailed Office action for a list 	Bureau (PCT Rule 17.2(a)).		Stage
14) Acknowledgment is made of a claim for domes	•		application).
a) ☐ The translation of the foreign language p 15)☐ Acknowledgment is made of a claim for dome:	rovisional application has been i	received.	,
Attachment(s)	, , ,		
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inform	nary (PTO-413) Paper No(nal Patent Application (PTC	
6. Patent and Trademark Office			

Detail Action

1. A request for continued examination under 37 CFR 1.114, including the fee set

forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this

application is eligible for continued examination under 37 CFR 1.114, and the fee set

forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action

has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on

06/14/2004 has been entered.

Claims 1 and 8 have been amended. Claims 1-12 are pending for examination.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that

form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United

States.

3. Claims 1-2 are rejected under 35 U.S.C. 102(b) as being anticipated by

McMurray et al. (US 4,145,686), herein after referred as McMurray.

Art Unit: 2141

4. As to claim 1, McMurray teaches a packet data processing apparatus for processing a packet received from a network by a processor, comprising:

a packet data access part, which has a plurality of registers arranged in series (the memory device 28 of Fig. 1 comprised of plurality of serially connected shift registers), shifting the received packet through the plurality of registers toward an outlet (multiplexer 33 or sequencer 41) in synchronization with a clock (sequencer 41 provides a clock pulse on line 56 which is synchronized with the pulse on line 38 to shift the data through the memory 28 at the same rate as it is generated within the data lift 22) (McMurray, Fig. 1, C4: L11-23);

wherein the processor processes the received packet (the logic sequencer 41 counts the number of redundancies in a train to determine if a redundancy exists; monitors the stream to locate the primary signals within the data stream and inserts the control markers, redundancy counts, and addresses at their proper locations within the data stream) while the received packet is being shifted through the plurality of registers, independently of an instruction order for processing the received packet (McMurray, C2: L19-39 and C4: 11-32);

the processor and the packet data access part are directly connected (the logic sequencer 41 and the memory device 28 are directly connected via channel 52);

the processor reads out or writes data from or to the packet data access part by synchronizing the cycle time of the processor (sequencer 41 provides a clock pulse on line 56 which is synchronized with the pulse on line 38 to shift the data through the memory 28) (McMurray, Fig. 1 and C4: L11-23).

5. As to claim 2, McMurray teaches the packet data processing apparatus of claim 1, further comprising:

an intermediate data maintaining part, which has a plurality of registers arranged in series (the memory device 28 of Fig. 1 comprised of plurality of serially connected shift registers), sequentially shifting intermediate data showing a process result of the received packet through the plurality of registers toward the outlet (multiplexer 33 or sequencer 41) in synchronization with a clock (sequencer 41 provides a clock pulse on line 56 which is synchronized with the pulse on line 38 to shift the data through the memory 28 at the same rate as it is generated within the data lift 22) (McMurray, Fig. 1, C4: L11-23).

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 3-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over McMurray, in view of Angle et al. (US 6,519,225), herein after referred as Angle.

Art Unit: 2141

8. As to claims 3-7, McMurray teaches the packet data processing apparatus of claim 1, but does not explicitly teach further comprising a search table, wherein said processor searches the search table using data of the received packet, retrieves information corresponding to the data of the received packet and processes the received packet being shifted in accordance with a set of instructions for executing a checksum calculation and a Time-to-Live calculation.

In the related art, Angle teaches a method and apparatus for scheduling multicast data in an input-queued network device, wherein the forwarding logic 106 determines the output port(s) to which received packets need to be forwarded and performs other Internet Protocol (IP) header processing, such as appending the next hop Media Access Control (MAC) address (as well-known in the art, the MAC address is a 48-bit field that includes addresses for both source addresses and destination addresses that can be unicast, multicast or broadcast addresses) retrieved from a forwarding data base (i.e., a search table), updating the Time-to-Live (TLL) field, and calculating a new header checksum (Angle, C4: L20-26).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the teachings of McMurray and Angle to include the steps of searching the search table to retrieve information corresponding to the data of the received packet and processing the received packet with a set of instructions for executing a checksum and Time-to-Live calculation because it were conventionally employed in the art to allow the system to identify the destination address in the received packet, retrieve the transmission information (from the

forwarding database, i.e., search table) and calculate the header error checksum to determine how and whether to route the information received to the destinations or applications for which they are intended.

- 9. Claims 8-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over McMurray, in view of Klim et al. (US 6,519,225), herein after referred as Klim.
- 10. As to claims 8-10, McMurray teaches the packet data processing apparatus of claim 1, but does not explicitly teach a plurality of processors being connected in series in that packet sequentially passes through the plurality of processors.

In the related art, Klim teaches a data processing apparatus that has a number of data processors connected in a series by data lines so that data signals are processed in a preceding processor and communicated to a succeeding processor in the series, comprising:

a plurality of processors being connected in series (Pa, Pb, Pc and Pd of Fig. 3), wherein each processor receives and processes data, holds the processed data, and then sends the data to the next processor in the pipeline or to a receiving device at the end of the pipeline (Klim, C4: L34-37).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the teachings of McMurray and Klim to have a plurality of processors being connected in series in that the received data packet is sequentially shifted and processed through the plurality of processors since such

Art Unit: 2141

methods were conventionally employed in the art to process data in stages where the processing result of one state is passed to a subsequent stage for further processing by succeeding processors (pipeline processors) in the series or to have a series of interconnected processing stages, where the stages may operate concurrently to improve the processing data at a very high speed in a series of processors environment.

- 11. Claims 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over McMurray, in view of Donley (US 6,081,538).
- 12. As to claims 11-12, McMurray teaches the packet data processing apparatus of claim 1, but does not explicitly teach further comprising a write/read-position changing part changing a write/read-position of said plurality of registers of the packet data access part where the write/read-position defines an inlet/outlet point at which said packet data access part receives/sends the packet from/to an exterior thereof.

In the related art, Donley teaches a network node for receiving a packet of data written from the network and providing the packet to the network including a first counter that produces a write-point signal to select a first one of the registers to receive the first data from the network (i.e., to define an inlet point at which said packet data access part receives the packet from an exterior thereof) and a second counter that produces a read-point signal with a further register being selected by the read-point signal to provide the second data to the network (i.e., to define an outlet point at which said

Art Unit: 2141

packet data access part sends the packet to an exterior thereof) (Donley, Abstract, C3: L38-67 and C4: L1-36).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the teachings of McMurray and Donley to include a write/read-position changing part changing a write/read-position of said plurality of registers of the packet data access part where the write/read-position defines an inlet/outlet point at which said packet data access part receives/sends the packet from/to an exterior thereof because it were conventionally employed in the art to allow the system to synchronize the control signals and data signals with the clock signals to configure the input/output data signals for receiving (inputting) and delivering (outputting) the data to the appropriate destinations.

- 13. Applicant's arguments as well as request for reconsideration filed on 06/15/2004 have been fully considered but they are moot in view of the new ground(s) of rejection.
- 14. Further references of interest are cited on Form PTO-892, which is an attachment to this office action.

Art Unit: 2141

15. A shortened statutory period for reply to this action is set to expire THREE (3)

months from the mailing date of this communication. See 37 CFR 1.134.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Quang N. Nguyen whose telephone number is (703)

305-8190.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

SPE, Rupal Dharia, can be reached at (703) 305-4003. The fax phone number for the

organization is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 305-

3800/4700.

Quang N. Nguyen

Examiner

Paul Kang

Primary Examiner